논문 상세보기

리드 온 칩 패키징 기술을 이용하여 조립된 반도체 제품에서 패시베이션 박막의 TC 신뢰성에 영향을 미치는 요인들 KCI 등재 SCOPUS

Factors to Influence Thermal-Cycling Reliability of Passivation Layers in Semiconductor Devices Utilizing Lead-on-Chip (LOC) Die Attach Technique

  • 언어KOR
  • URLhttps://db.koreascholar.com/Article/Detail/296973
구독 기관 인증 시 무료 이용이 가능합니다. 4,000원
한국재료학회지 (Korean Journal of Materials Research)
한국재료학회 (Materials Research Society Of Korea)
초록

This article shows various factors that influence the thermal-cycling reliability of semiconductor devices utilizing the lead-on-chip (LOC) die attach technique. This work details how the modification of LOC package design as well as the back-grinding and dicing process of semiconductor wafers affect passivation reliability. This work shows that the design of an adhesion tape rather than a plastic package body can play a more important role in determining the passivation reliability. This is due to the fact that the thermal-expansion coefficient of the tape is larger than that of the plastic package body. Present tests also indicate that the ceramic fillers embedded in the plastic package body for mechanical strengthening are not helpful for the improvement of the passivation reliability. Even though the fillers can reduce the thermal-expansion of the plastic package body, microscopic examinations show that they can cause direct damage to the passivation layer. Furthermore, experimental results also illustrate that sawing-induced chipping resulting from the separation of a semiconductor wafer into individual devices might develop into passivation cracks during thermal-cycling. Thus, the proper design of the adhesion tape and the prevention of the sawing-induced chipping should be considered to enhance the passivation reliability in the semiconductor devices using the LOC die attach technique.

저자
  • 이성민 | Lee, Seong-Min
  • 이성란 | 이성란